

FIG. 1




FIG. 2




FIG. 3

TBL

		DC CONTROL SIGNAL IN1, IN2			
D5	D4	0, 0	0, 1	1, 0	1, 1
1	1	00 (0)	01 (1)	10 (2)	11 (3)
1	0	00 (0)	01 (1)	01 (1)	10 (2)
0	1	00 (0)	00 (0)	01 (1)	01 (1)
0	0	00 (0)	00 (0)	00 (0)	00 (0)

FIG. 4




FIG. 5





FIG. 6

TBL

		DC CONTROL SIGNAL IN1, IN2			
D5	D4	0, 0	0, 1	1, 0	1, 1
1	1	000 (0)	001 (1)	010 (2)	100 (4)
1	0	000 (0)	001 (1)	001 (1)	011 (3)
0	1	000 (0)	000 (0)	001 (1)	010 (2)
0	0	000 (0)	000 (0)	000 (0)	000 (0)

FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14





FIG. 15




$\frac{1}{a}$ 

FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21

Vin1 (Vin2)

30c

9c




FIG. 22




FIG. 23




FIG. 24

T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12

EXTERNAL INPUT SIGNAL (CDSa)	0	0	1	1
SWITCH SW71	ON	OFF	ON	OFF
SWITCH SW11	OFF	OFF	OFF	OFF
SWITCH SW12	OFF	ON	OFF	ON
OPERATION AMPLIFIER 50	AZ/ SMP	AMP	AZ/ SMP	AMP
OPERATION AMPLIFIER 11	AMP	AZ/ SMP	AMP	AZ/ SMP
SUB-A/D CONVERTER 9a	AZ/ SMP	OP.	AZ/ SMP	OP.
SUB-D/A CONVERTER 10	OP.	INDEF.	OP.	INDEF.

D9~D6 OUTPUT

D5~D3 OUTPUT

D9~D6 OUTPUT

D5~D3 OUTPUT

D2~D0 OUTPUT

D2~D0 OUTPUT

*OP. = OPERATION
*INDEF. = INDEFINITE

FIG. 25






FIG. 26

(a)



(b)



(c)




FIG. 27




FIG. 28




FIG. 29

The diagram illustrates a 10-bit digital-to-analog converter (DAC) and its control logic. The DAC section (FIG. 29) includes a 4-bit SUB A/D (9a), a 4-bit SUB D/A (10), and two 2-bit SUB A/D (9) and 2-bit SUB D/A (10) blocks. It also features a 10-bit DAC (11) and a 10-bit DAC (12). The control logic (FIG. 30) includes a 10-bit DAC (11), a 10-bit DAC (12), a 10-bit DAC (13), a 10-bit DAC (14), a 10-bit DAC (15), a 10-bit DAC (16), a 10-bit DAC (17), a 10-bit DAC (18), a 10-bit DAC (19), a 10-bit DAC (20), a 10-bit DAC (21), a 10-bit DAC (22), a 10-bit DAC (23), a 10-bit DAC (24), a 10-bit DAC (25), a 10-bit DAC (26), a 10-bit DAC (27), a 10-bit DAC (28), a 10-bit DAC (29), a 10-bit DAC (30), a 10-bit DAC (31), a 10-bit DAC (32), a 10-bit DAC (33), a 10-bit DAC (34), a 10-bit DAC (35), a 10-bit DAC (36), a 10-bit DAC (37), a 10-bit DAC (38), a 10-bit DAC (39), a 10-bit DAC (40), a 10-bit DAC (41), a 10-bit DAC (42), a 10-bit DAC (43), a 10-bit DAC (44), a 10-bit DAC (45), a 10-bit DAC (46), a 10-bit DAC (47), a 10-bit DAC (48), a 10-bit DAC (49), a 10-bit DAC (50), a 10-bit DAC (51), a 10-bit DAC (52), a 10-bit DAC (53), a 10-bit DAC (54), a 10-bit DAC (55), a 10-bit DAC (56), a 10-bit DAC (57), a 10-bit DAC (58), a 10-bit DAC (59), a 10-bit DAC (60), a 10-bit DAC (61), a 10-bit DAC (62), a 10-bit DAC (63), a 10-bit DAC (64), a 10-bit DAC (65), a 10-bit DAC (66), a 10-bit DAC (67), a 10-bit DAC (68), a 10-bit DAC (69), a 10-bit DAC (70), a 10-bit DAC (71), a 10-bit DAC (72), a 10-bit DAC (73), a 10-bit DAC (74), a 10-bit DAC (75), a 10-bit DAC (76), a 10-bit DAC (77), a 10-bit DAC (78), a 10-bit DAC (79), a 10-bit DAC (80), a 10-bit DAC (81), a 10-bit DAC (82), a 10-bit DAC (83), a 10-bit DAC (84), a 10-bit DAC (85), a 10-bit DAC (86), a 10-bit DAC (87), a 10-bit DAC (88), a 10-bit DAC (89), a 10-bit DAC (90), a 10-bit DAC (91), a 10-bit DAC (92), a 10-bit DAC (93), a 10-bit DAC (94), a 10-bit DAC (95), a 10-bit DAC (96), a 10-bit DAC (97), a 10-bit DAC (98), a 10-bit DAC (99), a 10-bit DAC (100).




FIG. 30




FIG. 31




FIG. 32





FIG. 33

(a)



(b)




FIG. 34




FIG. 35 PRIOR ART




FIG. 36 PRIOR ART




FIG. 37 PRIOR ART




FIG. 38 PRIOR ART




FIG. 39 PRIOR ART




FIG. 40 PRIOR ART




FIG. 41 PRIOR ART




FIG. 42 PRIOR ART

